

TVL ST23 04 AD0 Series Engineering Specification

1. Scope

TVL ST23 04 AD0's are TVS arrays designed to protect high-speed signal lines from overvoltage hazard of Electrostatic Discharge (ESD), Electrical Fast Transients (EFT) and Lightning. These interfaces can be used in USB2.0 power and data lines, notebook and personal computers, monitors and flat panel displays, IEEE 1394 Firewire Ports, etc.


TVL ST23 04 AD0 incorporates a pair of rail-to-rail diodes with low capacitance for each of four I/O channels. Additional Zener diode is employed to minimize the influence of supply voltage. The ESD protection of TVS arrays meets the immunity standard of IEC 61000-4-2, level 4 (±15kV air, ±8kV contact discharge).

2. Explanation of Part Number


<u>TV</u>	<u>L</u>	<u>ST23</u>	<u>04</u>	<u>AD0</u>
(1)	$\overline{(2)}$	(3)	(4)	(5)

- (1) Product Type : TV=TVS Diode
- (2) Capacitance Code : L=Low Capacitance
- (3) Package Size Code
- (4) Channel Code : 04=4 Channels
- (5) Specialized Specification Code

3. Circuit Diagram /Pin Configuration



Circuit Diagram



Pin Configuration SOT23-6L (Top-view)

TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 1 of 1
 All Specifications are subject to change v 	vithout notice.	www.inpaq.com.tw	<u>/;www.inpaqgp.com</u>

• All Specifications are subject to change without notice.



4. Specifications

4.1. ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM RATINGS				
PARAMETER PARAMET RATING				
	ER			
Peak Pulse Current (tp =8/20µs)	I _{PP}	5.5	Α	
Operating Supply Voltage (VDD-GND)	V _{DC}	6	V	
ESD per IEC 61000-4-2 (Air)	V _{ESD}	15	kV	
ESD per IEC 61000-4-2 (Contact)		8		
Lead Soldering Temperature	T _{SOL}	260 (10 sec.)	°C	
Operating Temperature	T _{OP}	-55 to +85	°C	
Storage Temperature	T _{STO}	-55 to +150	°C	
DC Voltage at any I/O pin	V _{IO}	(GND – 0.5) to (VDD + 0.5)	V	

4.2. ELECTRICAL CHARACTERISTICS


ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Reverse Stand-Off Voltage	V _{RWM}	Pin 5 to pin 2, T=25 °C			5	V
Reverse Leakage Current	I _{Leak}	V_{RWM} = 5V, T=25 °C, Pin 5 to pin 2			2	μΑ
Channel Leakage Current	I _{CH_Leak}	V _{Pin 5} = 5V, V _{Pin 2} = 0V, T=25 °C			1	μA
Reverse Breakdown Voltage	V _{BV}	I _{BV} = 1mA, T=25 ^o C Pin 5 to Pin 2	6			V
Forward Voltage	V _F	I _F = 15mA, T=25 [°] C Pin 2 to Pin 5		0.8	1.2	v
Clamping Voltage	V _{CL}	I _{PP} =5A, tp=8/20μs, T=25 ^o C Any Channel pin to Ground		8	11	v
ESD Holding Voltage	V _{hold}	IEC 61000-4-2 +6kV, T=25 °C, Contact mode, Any Channel pin to Ground.		14		V
Channel Input Capacitance	C _{IN}	V _{pin5} = 5V, V _{pin2} = 0V, V _{IN} = 2.5V , f = 1MHz, T=25 °C, Any Channel pin to Ground		1.0	1.1	pF
Channel to Channel Input Capacitance	C _{CROSS}	V _{pin5} = 5V, V _{pin2} = 0V, V _{IN} = 2.5V , f = 1MHz, T=25 ^o C , Between Channel pins		0.1	0.12	pF
Variation of Channel Input Capacitance	$\triangle C_{IN}$	V _{pin5} = 5V, V _{pin2} = 0V, V _{IN} = 2.5V, f = 1MHz, T=25 °C , Channel_x pin to Ground - Channel_y pin to Ground		0.03	0.05	pF

TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 2 of 2	


• All Specifications are subject to change without notice.


INPAQ TECHNOLOGY CO., LTD.






TYPICAL CHARACTERISTICS 4.3.





0.7 0.6 0.5

0.4



TITLE : TVL ST23 04 AD0 DOCUMENT NO. SPEC REV .: A6 Page 3 of 3 **Engineering Specification** ENS000015330

1000

• All Specifications are subject to change without notice.

100

Frequency (MHz)

10

3

0 -3


-6 -9 -12

-15 -18

-21 1



5. LAND LAYOUT



Dimensions				
Index	Millimeter	Inches		
Α	0.60	0.024		
В	1.10	0.043		
С	0.95	0.037		
D	2.50	0.098		
E	1.40	0.055		
F	3.60	0.141		

Notes: This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

6. Application information

The ESD protection scheme for system I/O connector is shown in the Fig. 1. In Fig. 1, the diodes D1 and D2 are general used to protect data line from ESD stress pulse. If the power-rail ESD clamping circuit is not placed between VDD and GND rails, the positive pulse ESD current (I_{ESD1}) will pass through the ESD current path1. Thus, the ESD clamping voltage V_{CL} of data line can be described as follow:

 V_{CL} = Fwd voltage drop of D1 + supply voltage of VDD rail + $L_1 \times d(I_{ESD1})/dt + L_2 \times d(I_{ESD1})/dt$

Where L_1 is the parasitic inductance of data line, and L_2 is the parasitic inductance of VDD rail. An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from zero to 30A in 1ns. Here $d(I_{ESD1})/dt$ can be approximated by $\Delta I_{ESD1}/\Delta t$, or 30/(1x10-9). So just 10nH of total parasitic inductance (L_1 and L_2 combined) will lead to over 300V increment in V_{CL} ! Besides, the ESD pulse current which is directed into the VDD rail may potentially damage any components that are attached to that rail. Moreover, it is common for the forward voltage drop of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. Of course, the discrete diode is also possible to be destroyed due to its power dissipation capability is exceeded.


TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 4 of 4
All Specifications are subject to change without notice.		www.inpag.com.tv	v : www.inpaggp.com

INPAQ TECHNOLOGY CO., LTD.




The TVL ST23 04 AD0 has an integrated power-rail ESD clamped circuit between VDD and GND rails. It can successfully overcome previous disadvantages. During an ESD event, the positive ESD pulse current (I_{ESD2}) will be directed through the integrated power-rail ESD clamped circuit to GND rail (ESD current path2). The clamping voltage V_{CL} on the data line is small and

protected IC will not be damaged because power-rail ESD clamped circuit offer a low impedance path to discharge ESD pulse current.



7. MARKING CODE

Marking Code: C96XY




TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 5 of 5
All Specifications are subject to change without notice.		www.inpag.com.tv	v : www.inpaggp.com




8. Mechanical Details


SOT23-6L PACKAGE DIAGRAMS



PACKAGE DIMENSIONS

Symbol	Milimeters		
Symbol	MIN.	MAX.	
Α	0.95	1.45	
A1	0.05	0.15	
A2	0.90	1.30	
b	0.30	0.50	
С	0.08	0.25	
D	2.67	3.17	
Е	1.35	1.85	
E1	2.55	3.05	
е	0.95 BSC		
e1	1.70 2.10		
f	0.50 BSC		
L	0.30 0.60		
L1	0.10	0.25	
L2	0.60	BCS	
t	0°	8 °	





END VIEW

Notes:

- This dimension complies with JEDEC outline standard MO-178 Variation AB.
- Dimensioning and tolerancing per ASME Y14.5M-1994.
- All dimensions are in millimeters, and the dimensions in inches are for reference only.

TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 6 of 6
All Specifications are subject to change without notice.		www.inpaq.com.tv	v ; <u>www.inpaqqp.com</u>



- 1mm = 40 mils = 0.04 inches.
 - 8.1. Taping Quantity: 3,000pcs/ Reel (for 7" Reel)

Engineering Specification ENS000015550	TITLE : TVL ST23 04 AD0 Engineering Specification	DOCUMENT NO. ENS000015330	SPEC REV.: A6	Page 7 of 7	
--	--	------------------------------	---------------	-------------	--

• All Specifications are subject to change without notice.