

QSound Multi-Speaker System

### Device Specifications - Preliminary Information

#### **Overview:**

The QS7785 is a 3D audio processor IC that creates 5 speaker surround sounds from 2 channel stereo source using QSurround<sup>TM</sup> technology developed and licensed by QSound Labs, Inc. This chip synthesizes and outputs surround sounds from 2 channel stereo signal for surround speakers as well as an enhanced stereo sound for front speakers.

#### Feature:

- 3D synthesized surround sound for left and right surround speakers
- 3D stereo sound enhancement for left and right front speakers
- Center speaker output
- Parallel and serial digital interface for mode control
  - QS7785CF for I<sup>2</sup>C 2 control pins serial interface
  - QS7785PF for 3 control pins serial interface (Data, Clock and Strobe)
- DC 5 to 13 volt supply
- 48-pin QFP packaging

#### **Application:**

- Audio systems including TV, AV amps, DVD, VCD, SVCD and VCR
- Resynthesis of multi-speaker output from down-mixed surround source. (DVD etc)
- Car audio
- Computer-based multimedia products, including sound cards, powered loud speakers

#### **Pin Configuration:**





3 Controls Serial Interface

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 1 of 10



QSound Multi-Speaker System

Device Specifications - Preliminary Information

Packaging Dimension:



#### IC Block Diagram:



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 2 of 10



# QS7785CF/QS7785PF QSound Multi-Speaker System

## Device Specifications - Preliminary Information

#### **Pin Functions:**

Number	Name		I/O	Description
	Parallel	Serial		
1	Q1CC4		0	Capacitor
2	Q1DC1		Ι	Capacitor
3	Q1DC2		Ι	Capacitor
4	Q1DC3		Ι	Capacitor
5	Q1DC4		Ι	Capacitor
6	GND		-	Ground
7	V <sub>DIG</sub>		-	Digital power supply
8	P/S		Ι	Interface mode control (H: parallel I/O, L: serial I/O)
9	SPD		Ι	Front enhancementcontrol (H: high spread, L: low spread)
		STRB	Ι	Serial data strobe(Not applicable to I <sup>2</sup> C of QS7785CF)
10	MONO		Ι	Monaural to virtual stereo control (See operating mode for detail)
11	CNT		Ι	Center output control (H: center on, L: center off)
12	BYP		Ι	Bypass control (See operating mode for detail)
		SDA	I/O	Serial data input (also ACK data output for I <sup>2</sup> C of QS7785CF)
13	SUR		Ι	Surround output control (See operating mode for detail)
		SCL	Ι	Serial data shift clock
14	BASS		Ι	Bass boost control (H: on, L: off)
15	MUTE		Ι	Output mute control (H: mute on, L: mute off)
16	PSAVE		Ι	Power save control (H: power save on, L: power save off)
17	VREEOUT		0	Buffered reference voltage $(V_{ANA}/2)$
18	N/C (Not us	ed)	-	-
19	VreeIN		-	Signal reference input (Self biased to $V_{ANA}/2$ )
20	CClp		Ι	Capacitor
21	CIN		Ι	Center signal input to mix with front signal
22	COUT		0	Center signal output
23	SLOUT		0	Surround left signal output
24	SROUT		0	Surround right signal output
25	FLOUT		0	Front left signal output
26	FROUT		0	Front right signal output
27	OXBC4		Ι	Capacitor
28	OXBC3		Ι	Capacitor
29	OXBC2		Ι	Capacitor
30	OXBC1		I	Capacitor
31	VANA		-	Analog power supply
32	OXAC4		I	Capacitor
33	OXAC3		Ι	Capacitor
34	OXAC2		Ι	Capacitor
35	OXAC1		Ι	Capacitor
36	BASinR		I	Auxiliary right input for the bass boost (Enabled on BASS = H)
37	RIN		I	Right channel signal input
38	LIN		I	Left channel signal input
39	BASinL		I	Auxiliary left input for the bass boost (Enabled on BASS = H)
40	MSC6		I	Capacitor
41	MSC5		Ī	Capacitor
42	MSC4		Ī	Capacitor
43	MSC3		Ī	Capacitor
44	MSC2		Ī	Capacitor
45	MSC1		Ī	Capacitor
46	01CC1		Ī	Capacitor
47	01002		Ī	Capacitor
48	01003		Ī	Capacitor
			-	- · · · · · · · · ·

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 3 of 10



ľ

# QS7785CF/QS7785PF QSound Multi-Speaker System

### **Device Specifications - Preliminary Information**

#### **Electrical Specification:**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage range (analog)	V <sub>ANA</sub>	-0.3 to 15, and V <sub>ANA</sub> >V <sub>DIG</sub> -0.3	V
Supply voltage range (digital)	V <sub>DIG</sub>	-0.3 to 7	V
Input voltage range (analog)	VIANA	-0.3 to V <sub>ANA</sub> +0.3	V
Input voltage range (digital)	V <sub>IDIG</sub>	-0.3 to V <sub>DIG</sub> +0.3	V
Power dissipation	PD		mW
Storage temperature range	Tstg	-40 to 125	°C
Soldering temperature	T <sub>SLD</sub>	255	°C
Soldering time	t <sub>SLD</sub>	10	Sec

#### **Recommended Operating Condition**

Parameter	Symbol	Limits	Unit
Operating voltage (analog)	V <sub>ANA</sub>	5 to 13 and V <sub>ANA</sub> ≥V <sub>DIG</sub>	V
Operating voltage (digital)	V <sub>DIG</sub>	4.5 to 5.5	V
Operating temperature range	T <sub>OPR</sub>	0 to 70	°C

#### **Electrical Chracteristics**

Electrical Chracteristic	s	(V <sub>A</sub>	NA=9V,VDIG=5V	∕ TA=25°C u	nless otherwis	e noted)
Parameter	Symbol	Condition	Limits/min	Limits/typ	Limits/max	Unit
Input voltage	V <sub>IN1</sub>				1.1	V <sub>RMS</sub>
Analog input impedance1	Z <sub>AIN1</sub>	L <sub>IN</sub> , R <sub>IN</sub>		20		kΩ
Analog input impedance2	Z <sub>AIN2</sub>	C <sub>IN</sub>		10		kΩ
Reference voltage out	VREFOUT			$V_{ANA}/2$		V
HIGH level input voltage	V <sub>IH</sub>		2.4			V
LOW level input voltage	V <sub>IL</sub>				0.5	V
HIGH level input current	$I_{IH}$	V <sub>IN</sub> =V <sub>CC</sub>				μΑ
LOW level input current	I <sub>IL</sub>	V <sub>IN</sub> =GND				μΑ
SCL width HIGH	t <sub>1</sub>		4.0			μS
SCL width LOW	t <sub>2</sub>		4.7			μS
Set-up time, SDA to SCL	t <sub>3</sub>		250			nS
Hold time, SCL to SDA	t <sub>4</sub>		5.0			μS
Set-up time, SCL to STRB	t5		250			nS
STRB width HIGH	t <sub>6</sub>		5.0			μS
Hold time, SDA to SCL	t <sub>HD;STA</sub>		4.0			μS
Set-up time, SCL to SDA	t <sub>SU;STA</sub>		4.0			μS
Hold time, SCL to SDA	t <sub>HD;DAT</sub>		5.0			μS
Set-up time, SDA to SCL	t <sub>SU;DAT</sub>		250			nS
SCL width HIGH	t <sub>HIGH</sub>		4.0			μS
SCL width LOW	t <sub>LOW</sub>		4.7			μS
SCL rise time	t <sub>R</sub>				1000	nS
SCL fall time	t <sub>F</sub>				300	nS
Operating current (analog)	I <sub>ANA</sub>				10	mA
Operating current (digital)	I <sub>DIG</sub>				0.3	mA
Standby current (analog)	IANASAVE				0.1	mA
Standby current (digital)	IDIGSAVE				0.035	mA
Signal to Noise Ratio	S/N			96		dB
Frequency Response	F		20		20k	Hz
Total Harmonic Distortion	THD <sub>F</sub>	FLIN, SPREAD=HIGH, NO CLIPPING		0.025		%
Total Harmonic Distortion	THD <sub>R</sub>	RLIN, Q1=ON, NO CLIPPING		0.025		%

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 4 of 10



# QS7785CF/QS7785PF QSound Multi-Speaker System

**Device Specifications - Preliminary Information** 

Serial Interface:

Serial interface with 3 control pins (for QS7785PF)



Serial interface with I<sup>2</sup>C (for QS7785CF)

I2C address is {AD7-AD0} = {10110110}



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 5 of 10



QSound Multi-Speaker System

Device Specifications - Preliminary Information

#### **Operating Mode:**

This chip can be set to desired operating mode by control pins for the parallel interface (P/S pin sets to 1) or control bits for the serial interface (P/S pin sets to 0). The control pins or bits configurations are shown in the following table.

	Control	Pins/Bits		Output Si	gnal
BYP	MONO	SUR	SPD	FRout/FLout	SRout/SLout
0	0	0	0	Stereo QX	-
0	0	0	1	Stereo QX+	-
0	0	1	0	Stereo QX	Stereo Q1
0	0	1	1	Stereo QX+	Stereo Q1
0	1	0	0	Mono→Stereo QX	-
0	1	0	1	Mono→Stereo QX+	-
0	1	1	0	Mono→Stereo QX	Mono→Stereo Q1
0	1	1	1	Mono→Stereo QX+	Mono→Stereo Q1
1	0	0	Х	Stereo Bypass	-
1	0	1	Х	Stereo Bypass	Stereo Bypass
1	1	0	X	-	Stereo Bypass
1	1	1	Х	Stereo Bypass	Stereo Q1

Control Pins/Bits			Bits		Output Signal		
BYP	MONO	SUR	SPD	CNT	Cout		
Х	Х	Х	Х	0	-		
Х	Х	Х	Х	1	(Rin+Lin)/2		

Control Pins/Bits							Output Signal	
BYP	MONO	SUR	SPD	CNT	BASS	FRout/FLout	SRout/SLout	Cout
Х	Х	Х	Х	Х	0	Bass Boost OFF	Bass Boost OFF	Bass Boost OFF
X	Х	Х	Х	X	1	Bass Boost ON	Bass Boost ON	Bass Boost ON

Control Pins/Bits   BYP MONO SUR SPD CNT BASS MUTE PSAVE   X X X X X 0 0					Output Signal					
BYP	MONO	SUR	SPD	CNT	BASS	MUTE	PSAVE	FRout/FLout	SRout/SLout	Cout
Х	Х	Х	Х	Х	Х	0	0	Available	Available	Available
X	Х	Х	X	Х	X	1	0	-	-	-
Х	Х	Х	Х	Х	Х	Х	1	-	-	-

NOTE-1 NOTE-2 '\_' indicates NO OUTPUT.

QX+ has higher expansion than QX.

NOTE-3 PSAVE = 1 disables chip. Please refer to the electrical specification for its power consumption.

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 6 of 10



QSound Multi-Speaker System

**Device Specifications - Preliminary Information** 

#### Application (QS7785PF):



Serial Interface



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 7 of 10



QSound Multi-Speaker System

**Device Specifications - Preliminary Information** 

#### Application (QS7785CF):



Serial Interface



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 8 of 10



QSound Multi-Speaker System

### **Device Specifications - Preliminary Information**

#### Speaker configuration:

The QS7785 allows the following speaker position.



#### **Center control:**

The output level of this device is optimized for the speaker layout TYPE-A, two front speakers in front and two rear speakers in rear, shown above. In case of TYPE-B, having four speakers in front, the surround may sound too rich or the center may sound too thin. In such case, either mixing an auxiliary center output, Cout, to two front speakers, TYPE-D, or driving a center speaker from the Cout, TYPE-C, can enhance the center. It may be good idea to filter only voice band of the center signal to enhance a dialog of movies etc. The Cout becomes available by setting AC control to High.



 $\label{eq:center} Center \mbox{ output freq. response}$  Note) Internal resistance value, R1, R2 and R3, may vary  $\pm \ 15\%$ 

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 9 of 10



#### **Bass boost:**

The signal input of BASinR and BASinL can be used for a bass boosting as shown below. When the BAS control pin is set to H, a low pass filter, consisting of RA, RB and C in the figure below, is connected to the input buffer in parallel to R1.



Note) Internal resistance value, R1 and R2, may vary ± 15%

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 10 of 10