

www.ti.com

CURRENT MODE PWM CONTROLLER

FEATURES


- Optimized For Off-line and DC-to-DC Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R_o Error Amp

DESCRIPTION

The UC1842/3/4/5 family of control devices provides the necessary features to implement off-line or dc-to-dc fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16 $\rm V_{ON}$ and 10 $\rm V_{OFF}$, ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.4 V and 7.6 V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

BLOCK DIAGRAM



Note 1: A/B A = DIL-8 Pin Number. B = SO-14 and CFP-14 Pin Number.

Note 2: Toggle flip flop used only in 1844 and 1845.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




ABSOLUTE MAXIMUM RATINGS(1)

		UNIT		
Complement	Low impedance source	30 V		
Supply voltage	I _{CC} < 30 mA	Self Limiting		
Output current		±1 A		
Output energy (capacitive load)		5 μJ		
Analog inputs (Pins 2, 3)		−0.3 V to 6.3 V		
Error amp output sink current		10 mA		
Power dissipation	T _A ≤ 25°C (DIL-8)	1 W		
	T _A ≤ 25°C (SOIC-14)	725 mW		
	T _A ≤ 25°C (SOIC-8)	650 mW		
Storage temperature range		−65°C to 150°C		
Junction temperature range		−55°C to 150°C		
Lead temperature (soldering, 10 seconds)		300°C		

(1) All voltages are with respect to Pin 5. All currents are positive into the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

CONNECTION DIAGRAMS



NC - No internal connection



THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PACKAGE	θЈС	θ_{JA}		
DIL-8	J	28(1)	125-160	
	N	25	110(2)	
SOIC-8	D8	42	84-160 ⁽²⁾	
SOIC-14	D14	35	50-120 ⁽²⁾	
CFP-14	W	5.49°C/W	175.4C/W	
PLCC-20	Q	34	43-75 ⁽²⁾	

⁽¹⁾ θ_{JC} data values stated were derived from MIL-STD-1835B.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A ≤ 25°C	T _A ≤ 70°C POWER RATING	T _A ≤ 85°CPO WER RATING	T _A ≤ 125°C POWER RATING
W	700 mW	5.5 mW/°C	452 mW	370 mW	150 mW

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ for the UC184X; $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ for the UC284X; $0^{\circ}C \le T_{A} \le 70^{\circ}C$ for the 384X; $V_{CC} = 15 \ V^{(1)}$; $R_{T} = 10 \ k\Omega$; $C_{T} = 3.3 \ nF$, $T_{A} = T_{J}$.

PARAMETER	TEST CONDITIONS		UC1842/3/4/5 UC2842/3/4/5			UC3842/3/4/5		
		MIN	TYP	MAX	MIN	TYP	MAX	
REFERENCE SECTION		<u>.</u>					,	
Output Voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	12 ≤ V _{IN} ≤ 25 V		6	20		6	20	mV
Load Regulation	$1 \le I_0 \le 20 \text{ mA}$		6	25		6	25	IIIV
Temp. Stability	See (2)(3)		0.2	0.4		0.2	0.4	mV/°C
Total Output Variation	Line, load, tempature (2)	4.9		5.1	4.82		5.18	V
Output Noise Voltage	10 Hz \leq f \leq 10 kHz, T _J = 25°C ⁽²⁾		50			50		μV
Long Term Stability	T _A = 125°C, 1000 Hrs ⁽²⁾		5	25		5	25	mV
Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
OSCILLATOR SECTION							,	
Initial Accuracy	$T_J = 25^{\circ}C^{(4)}$	47	52	57	47	52	57	kHz
Voltage Stability	12 ≤ V _{CC} ≤ 25 V		0.2%	1%		0.2%	1%	
Temp. Stability	$T_{MIN} \le T_A \le T_{MAX}^{(2)}$		5%			5%		
Amplitude	V _{PIN} 4 peak-to-peak ⁽²⁾		1.7			1.7		V

⁽¹⁾ Adjust V_{CC} above the start threshold before setting at 15 V.

(2) These parameters, although specified, are not 100% tested in production.

(3) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

Temp Stability =
$$\frac{V_{REF}(max) - V_{REF}(min)}{T_{J}(max) - T_{J}(min)}$$

TJ(max) - TJ(min) $V_{REF(max)}$ and $V_{REF(min)}$ are the maximum and minimum reference voltages measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

(4) Output frequency equals oscillator frequency for the UC1842 and UC1843. Output frequency is one half oscillator frequency for the UC1844 and UC1845.

⁽²⁾ Specified θ_{JA} (junction to ambient) is for devices mounted to 5 in² FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in². Test PWB was 0.062 in thick and typically used 0.635-mm trace widths for power packages and 1.3-mm trace widths for non-power packages with 100 x 100-mil probe land area at the end of each trace.



ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ for the UC184X; $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ for the UC284X; $0^{\circ}C \le T_{A} \le 70^{\circ}C$ for the 384X; $V_{CC} = 15$ V; $R_{T} = 10$ k Ω ; $C_{T} = 3.3$ nF, $T_{A} = T_{J}$.

PARAMETER	TEST CONDITIONS	UC1842/3/4/5 UC2842/3/4/5			UC3842/3/4/5			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
ERROR AMP SECTION								
Input Voltage	V _{PIN 1} = 2.5 V	2.45	2.50	2.55	2.42	2.50	2.58	V
Input Bias Current			-0.3	-1		-0.3	-2	μΑ
A _{VOL}	$2 \le V_0 \le 4 V$	65	90		65	90		dB
Unity Gain Bandwidth	$T_{J} = 25^{\circ}C^{(5)}$	0.7	1		0.7	1		MHz
PSRR	12 ≤ V _{CC} ≤ 25 V	60	70		60	70		dB
Output Sink Current	V _{PIN 2} = 2.7 V, V _{PIN 1} = 1.1 V	2	6		2	6		A
Output Source Current	V _{PIN 2} = 2.3 V, V _{PIN 1} = 5 V	-0.5	-0.8		-0.5	-0.8		mA
V _{OUT} High	$V_{PIN\ 2}$ = 2.3 V, R_L = 15 k Ω to ground	5	6		5	6		V
V _{OUT} Low	$V_{PIN 2} = 2.7 \text{ V}, R_{L} = 15 \text{ k}\Omega \text{ to Pin 8}$		0.7	1.1		0.7	1.1	V
CURRENT SENSE SECTION								
Gain	See (6)(7)	2.85	3	3.15	2.85	3	3.15	V/V
Maximum Input Signal	V _{PIN 1} = 5 V ⁽⁶⁾	0.9	1	1.1	0.9	1	1.1	V
PSRR	$12 \le V_{CC} \le 25 \ V^{(5)(6)}$		70			70		dB
Input Bias Current			-2	-10		-2	-10	μΑ
Delay to Output	$V_{PIN \ 3} = 0 \ V \ to \ 2 \ V^{(5)}$		150	300		150	300	ns
OUTPUT SECTION				,			•	
Outrot I am I amal	I _{SINK} = 20 mA		0.1	0.4		0.1	0.4	V
Output Low Level	I _{SINK} = 200 mA		1.5	2.2		1.5	2.2	
Outrot High Lavel	I _{SOURCE} = 20 mA	13	13.5		13	13.5		
Output High Level	I _{SOURCE} = 200 mA	12	13.5		12	13.5		
Rise Time	$T_J = 25$ °C, $C_L = 1 \text{ nF}^{(5)}$		50	150		50	150	
Fall Time	$T_J = 25^{\circ}C, C_L = 1nF^{(5)}$		50	150		50	150	ns
UNDER-VOLTAGE LOCKOUT	SECTION		1	<u>'</u>				
Otani Thurada da	X842/4	15	16	17	14.5	16	17.5	
Start Threshold	X843/5	7.8	8.4	9.0	7.8	8.4	9.0	
Min. Operating Voltage After	X842/4	9	10	11	8.5	10	11.5	V
Turn On	X843/5	7.0	7.6	8.2	7.0	7.6	8.2	
PWM SECTION		- 1	J.					
Marrian una Durte Occide	X842/3	95%	97%	100%	95%	97%	100%	
Maximum Duty Cycle	X844/5	46%	48%	50%	47%	48%	50%	
Minimum Duty Cycle				0%			0%	
TOTAL STANDBY CURRENT								
Start-Up Current			0.5	1		0.5	1	
Operating Supply Current	V _{PIN 2} = V _{PIN 3} = 0 V		11	17		11	17	mA
V _{CC} Zener Voltager	I _{CC} = 25 mA	30	34		30	34		V
-		1						


These parameters, although specified, are not 100% tested in production.

(6) Parameter measured at trip point of latch with
$$V_{PIN 2} = 0$$
.
(7) Gain defined as: $A = \frac{\Delta VPIN 1}{\Delta VPIN 3}$, $0 \le VPIN 3 \le 0.8 \text{ V}$




ERROR AMP CONFIGURATION

Error amp can source or sink up to 0.5 mA.




UNDER-VOLTAGE LOCKOUT

During under-voltage lock-out, the output drive is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor to prevent activating the power switch with extraneous leakage currents.




CURRENT SENSE CIRCUIT

A small RC filter may be required to suppress switch transients.







OSCILLATOR SECTION



OUTPUT SATURATION CHARACTERISTICS




ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE






OPEN-LOOP LABORATORY FIXTURE

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypas capacitors should be conected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.




SHUTDOWN TECHNIQUES

Shutdown of the UC1842 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method causses the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_{CC} below the lower UVLO threshold. At this pint the reference turns off, allowing the SCR to reset.





OFFLINE FLYBACK REGULATOR




Power Supply Specifications

- 1. Input Voltages
- a. 5VAC to 130VA (50 Hz/60 Hz)
- 2. Line Isolation: 3750 V
- 3. Switchng Frequency: 40 kHz
- 4. Efficiency at Full Load 70%
- 5. Output Voltage:
- a. +5 V, ±5%; 1A to 4A load Ripple voltage: 50 mV P-P Max
- b. +12 V, ±3%; 0.1A to 0.3A load Ripple voltage: 100 mV P-P Max
- c. -12 V, ±3%; 0.1A to 0.3A load
 Ripple voltage: 100 mV P-P Max

SLOPE COMPENSATION

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated