Is Now Part of


## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

[^0]
# Application Note AN4149 <br> Design Guidelines for Quasi－Resonant Converters Using KA5Q－series Fairchild Power Switch（FPS ${ }^{T M}$ ） 


#### Abstract

In general，a Quasi－Resonant Converter（QRC）shows lower EMI and higher power conversion efficiency compared to the conventional hard switched converter with a fixed switching frequency．Therefore，it is well suited for color TV applications that are noise sensitive．This application note presents practical design considerations of Quasi－Resonant


Converters for color TV applications employing KA5Q－ series FPS $^{\text {TM }}$（Fairchild Power Switch）．It includes designing the transformer，output filter and sync network， selecting the components and closing the feedback loop．The step－by－step design procedure described in this application note will help engineers design quasi－resonant converter easily．


Figure 1．Basic Quasi Resonant Converter Using KA5Q－series（Color TV Application）

## 1．Introduction

The KA5Q－series FPS ${ }^{\text {TM }}$（Fairchild Power Switch）is an integrated Pulse Width Modulation（PWM）controller and a Sense FET specifically designed for quasi－resonant off－line Switch Mode Power Supplies（SMPS）with minimal external components．Compared with a discrete MOSFET and PWM controller solution，it can reduce total cost，component count， size and weight while simultaneously increasing efficiency，
system reliability and productivity．
Figure 1 shows the basic schematic of a quasi－resonant converter using KA5Q－series for the color TV application， which also serves as the reference circuit for the design process described in this paper． $\mathrm{V}_{\mathrm{o1}}$ is the output voltage that powers horizontal deflection circuit while $\mathrm{V}_{\mathrm{o} 2}$ is the output voltage that supplies power to the Micro Controller Unit （MCU）through a linear regulator．

## 2. Step-by-step Design Procedure



Figure 2. Flow Chart of Design Procedure

In this section, a design procedure is presented using the schematic of Figure 1 as a reference. Figure 2 illustrates the design flow chart. The detailed design procedures are as follows:

## [STEP-1] Define the system specifications

- Line voltage range ( $V_{\text {line }}{ }^{m i n}$ and $V_{\text {line }}{ }^{m a x}$ ).
- Line frequency $\left(f_{L}\right)$.
- Maximum output power $\left(P_{o}\right)$.
- Estimated efficiency $\left(E_{f f}\right)$ : The power conversion efficiency must be estimated to calculate the maximum input power. If no reference data is available, set $E_{f f}=0.7 \sim 0.75$ for low voltage output applications and $E_{f f}=0.8 \sim 0.85$ for high voltage output applications. In the case of Color TV applications, the typical efficiency is $80 \sim 83 \%$.

With the estimated efficiency, the maximum input power is given by

$$
\begin{equation*}
P_{i n}=\frac{P_{0}}{E_{f f}} \tag{1}
\end{equation*}
$$

For multiple output SMPS, the load occupying factor for each output is defined as

$$
\begin{equation*}
K_{L(n)}=\frac{P_{o(n)}}{P_{o}} \tag{2}
\end{equation*}
$$

where $P_{o(n)}$ is the maximum output power for the n-th output. For single output SMPS, $K_{L(1)}=1$. It is assumed that $V_{o 1}$ is the reference output that is regulated by the feedback control in normal operation.
[STEP-2] Determine DC link capacitor ( $C_{D C}$ ) and the DC link voltage range.

It is typical to select the DC link capacitor as $2-3 u F$ per watt of input power for universal input range ( $85-265 \mathrm{Vrms}$ ) and 1uF per watt of input power for European input range (195V265 Vrms ). With the DC link capacitor chosen, the minimum DC link voltage is obtained as

$$
\begin{equation*}
V_{D C}{ }^{\min }=\sqrt{2 \cdot\left(V_{\text {line }}{ }^{\text {min }}\right)^{2}-\frac{P_{i n} \cdot\left(1-D_{c h}\right)}{C_{D C} \cdot f_{L}}} \tag{3}
\end{equation*}
$$

where $C_{D C}$ is the DC link capacitor and $D_{c h}$ is the duty cycle ratio for $C_{D C}$ to be charged as defined in Figure 3, which is typically about 0.2 . $P_{\text {in }}, V_{\text {line }}{ }^{m i n}$ and $f_{L}$ are specified in STEP-1.

The maximum DC link voltage is given as

$$
\begin{equation*}
V_{D C}{ }^{\max }=\sqrt{2} V_{\text {line }}^{\max } \tag{4}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\max }$ is specified in STEP-1.


Figure 3. DC Link Voltage Waveform

## [STEP-3] Determine the reflected output voltage ( $\mathbf{V}_{\mathrm{RO}}$ )

Figure 4 shows the typical waveforms of the drain voltage of quasi-resonant flyback converter. When the MOSFET is turned off, the DC link voltage ( $V_{D C}$ ) together with the output voltage reflected to the primary ( $V_{R O}$ ) are imposed on the MOSFET. The maximum nominal voltage across the $\operatorname{MOSFET}\left(V_{d s}{ }^{\text {nom }}\right.$ ) is

$$
\begin{equation*}
V_{d s}^{\text {nom }}=V_{D C}{ }^{\max }+V_{R O} \tag{5}
\end{equation*}
$$

where $V_{D C}{ }^{\text {max }}$ is as specified in equation (4). By increasing $V_{R O}$, the capacitive switching loss and conduction loss of the MOSFET are reduced. However, this increases the voltage stress on the MOSFET as shown in Figure 4. Therefore, determine $V_{R O}$ by a trade-off between the voltage margin of the MOSFET and the efficiency. Typically, $V_{R O}$ is set as $120 \sim 180 \mathrm{~V}$ so that $V_{d s}{ }^{\text {norm }}$ is $490 \sim 550 \mathrm{~V}$ ( $75 \sim 85 \%$ of MOSFET rated voltage).


Figure 4. The Typical Waveform of MOSFET Drain Voltage for Quasi Resonant Converter

## [STEP-4] Determine the transformer primary side inductance ( $\mathrm{L}_{\mathrm{m}}$ )

Figure 5 shows the typical waveforms of MOSFET drain current, secondary diode current and the MOSFET drain voltage of a Quasi Resonant Converter. During $\mathrm{T}_{\text {OFF, }}$, the current flows through the secondary side rectifier diode and the MOSFET drain voltage is clamped at $\left(V_{D C}+V_{R O}\right)$. When the secondary side current reduces to zero, the drain voltage begins to drop by the resonance between the effective output capacitor of the MOSFET and the primary side inductance $\left(L_{m}\right)$. In order to minimize the switching loss, the KA5Qseries is designed to turn on the MOSFET when the drain voltage reaches its minimum voltage $\left(V_{D C}-V_{R O}\right)$.


Figure 5. Typical Waveforms of Quasi-Resonant Converter

To determine the primary side inductance $\left(\mathrm{L}_{\mathrm{m}}\right)$, the following variables should be determined beforehand :

- The minimum switching frequency ( $f_{s}{ }^{\text {min }}$ ) : The minimum switching frequency occurs at the minimum input voltage and full load condition and should be higher than the minimum switching frequency of FPS ( 20 kHz ). By increasing $f_{s}^{\min }$, the transformer size can be reduced. However, this results in increased switching losses. Therefore, determine $f_{s}{ }^{\text {min }}$ by a trade-off between switching losses and transformer size. It is typical to set $f_{s}{ }^{\text {min }}$ to be around 25 kHz .
- The falling time of the MOSFET drain voltage ( $T_{F}$ ) : As shown in Figure 5, the MOSFET drain voltage fall time is half of the resonant period of the MOSFET's effective output capacitance and primary side inductance. By increasing $T_{F}$, EMI can be reduced. However, this forces an increase of the resonant capacitor ( Cr ) resulting in increased switching losses. The typical value for $T_{F}$ is 2-2.5us.

After determining $f_{s}^{m i n}$ and $T_{F}$, the maximum duty cycle is calculated as

$$
\begin{equation*}
D_{\max }=\frac{V_{R O}}{V_{R O}+V_{D C}^{\min }} \cdot\left(1-f_{S}^{\min } \times T_{F}\right) \tag{6}
\end{equation*}
$$

where $V_{D C}{ }^{\text {min }}$ is specified in equation (3) and $V_{R O}$ is determined in STEP-3.
Then, the primary side inductance is obtained as

$$
\begin{equation*}
L_{m}=\frac{\left(V_{D C}{ }^{\min } \cdot D_{\max }\right)^{2}}{2 \cdot f_{s}^{\min } \cdot P_{i n}} \tag{7}
\end{equation*}
$$

where $P_{i n}, V_{D C}{ }^{\min }$ and $D_{\max }$ are specified in equations (1), (3), and (6), respectively and $f_{s}{ }^{m i n}$ is the minimum switching frequency.
Once $L_{m}$ is determined, the maximum peak current and RMS current of the MOSFET in normal operation are obtained as

$$
\begin{align*}
& I_{d s}^{\text {peak }}=\frac{V_{D C}{ }^{\text {min }} D_{\max }}{L_{m} f_{s}^{\min }}  \tag{8}\\
& I_{d s}^{r m s}=\sqrt{\frac{D_{\max }}{3}} \cdot I_{d s}^{\text {peak }} \tag{9}
\end{align*}
$$

where $V_{D C}{ }^{\text {min }}, D_{\max }$ and $L_{m}$ are specified in equations (3), (6) and (7), respectively and $f_{s}{ }^{\text {min }}$ is the minimum switching frequency.

## [STEP-5] Choose the proper FPS considering input power and peak drain current.

With the resulting maximum peak drain current of the $\operatorname{MOSFET}\left(I_{d s}{ }^{p e a k}\right.$ ) from equation (8), choose the proper FPS whose pulse-by-pulse current limit level ( $I_{L I M}$ ) is higher than $I_{d s}{ }^{\text {peak. }}$. Since FPS has $\pm 12 \%$ tolerance of $I_{L I M}$, there should be some margin for $I_{L I M}$ when choosing the proper FPS device. Table 1 shows the lineups of KA5Q-series with rated output power and pulse-by-pulse current limit.

| Maximum Output Power |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRODUCT | $\begin{array}{\|c} 230 \mathrm{Vac} \\ \pm 15 \% \end{array}$ | $\begin{gathered} 85 \sim \\ 265 \mathrm{Vac} \end{gathered}$ | $\mathrm{I}_{\text {LIM }}$ |  |  |
|  |  |  | Min | Typ | Max |
| KA5Q0740RT | 90 W (85~170Vac) |  | 4.4A | 5A | 5.6A |
| KA5Q0565RT | 75 W | 60 W | 3.08A | 3.5A | 3.92A |
| KA5Q0765RT | 100 W | 85 W | 4.4A | 5A | 5.6A |
| KA5Q1265RT | 150 W | 120 W | 5.28A | 6A | 6.72A |
| KA5Q1265RF | 210 W | 170 W | 7.04A | 8A | 8.96A |
| KA5Q1565RF | 250 W | 210 W | 10.12A | 11.5A | 12.88A |

Table 1. FPS Lineups with Rated Output Power

## [STEP-6] Determine the proper core and the minimum

 primary turns.Table 2 shows the commonly used cores for C-TV application for different output powers. When designing the transformer, consider the maximum flux density swing in normal operation $(\Delta B)$ as well as the maximum flux density in transient ( $B_{\max }$ ). The the maximum flux density swing in normal operation is related to the hysteresis loss in the core while the maximum flux density in transient is related to the core saturation.

With the chosen core, the minimum number of turns for the transformer primary side to avoid the over temperature in the core is given by

$$
\begin{equation*}
N_{P}{ }^{\text {min }}=\frac{L_{m} I_{d s}^{p e a k}}{\Delta B A_{e}} \times 10^{6} \tag{10}
\end{equation*}
$$

where $L_{m}$ is specified in equation (7), $I_{d s}{ }^{\text {peak }}$ is the peak drain current specified in equation (8), $A_{e}$ is the crosssectional area of the transformer core in $\mathrm{mm}^{2}$ as shown in Figure 6 and $\Delta B$ is the maximum flux density swing in tesla. If there is no reference data, use $\Delta B=0.25 \sim 0.30 \mathrm{~T}$.

Since the MOSFET drain current exceeds $I_{d s}{ }^{p e a k}$ and reaches $I_{\text {LIM }}$ in a transient or fault condition, the transformer should be designed not to be saturated when the MOSFET drain current reaches $I_{L I M}$. Therefore, the maximum flux density $\left(B_{\max }\right)$ when drain current reaches $I_{L I M}$ should be also considered as

$$
\begin{equation*}
N_{P}^{\min }=\frac{L_{m} I_{L I M}}{B_{\max } A_{e}} \times 10^{6} \tag{11}
\end{equation*}
$$

where $L_{m}$ is specified in equation (7), $I_{L M}$ is the pulse-bypulse current limit, $A_{e}$ is the cross-sectional area of the core in $\mathrm{mm}^{2}$ as shown in Figure 6 and $B_{\max }$ is the maximum flux density in tesla. Figure 7 shows the typical characteristics of ferrite core from TDK (PC40). Since the core is saturated at low flux density as the temperature goes high, consider the high temperature characteristics. If there is no reference data, use $B_{\text {max }}=0.35 \sim 0.4 \mathrm{~T}$.
The primary turns should be determined as less than $N_{p}{ }^{\text {min }}$ values obtained from equation (10) and (11).


Figure 6. Window Area and Cross Sectional Area


Figure 7. Typical B-H Characteristics of Ferrite Core (TDK/PC40)

| Output Power | Core |
| :---: | :---: |
| $70-100 \mathrm{~W}$ | EER35 |
| $100-150 \mathrm{~W}$ | EER40 |
|  | EER42 |
| $150-200 \mathrm{~W}$ | EER49 |

Table 2. Commonly Used Cores for C-TV Applications

## [STEP-7] Determine the number of turns for each output

Figure 8 shows the simplified diagram of the transformer. It is assumed that $V_{o 1}$ is the reference output which is regulated by the feedback control in normal operation. It is also assumed that the linear regulator is connected to $V_{o 2}$ to supply a stable voltage for MCU.
First, calculate the turns ratio (n) between the primary winding and reference output $\left(\mathrm{V}_{\mathrm{o1}}\right)$ winding as a reference

$$
\begin{equation*}
n=\frac{V_{R 0}}{V_{o 1}+V_{F 1}} \tag{12}
\end{equation*}
$$

where $V_{R O}$ is determined in STEP-3 and $V_{o 1}$ is the reference output voltage and $V_{F 1}$ is the forward voltage drop of diode $\left(D_{R 1}\right)$.

Then, determine the proper integer for $N_{s 1}$ so that the resulting $N_{p}$ is larger than $N_{p}{ }^{m i n}$ as

$$
\begin{equation*}
N_{p}=n \cdot N_{s 1}>N_{p}^{\min } \tag{13}
\end{equation*}
$$

where $n$ is obtained in equation (12) and $N_{p}$ and $N_{s 1}$ are the number of turns for the primary side and the reference output, respectively.

The number of turns for the other output ( $n$-th output) is determined as

$$
\begin{equation*}
N_{s(n)}=\frac{V_{o(n)}+V_{F(n)}}{V_{o 1}+V_{F 1}} \cdot N_{s 1} \tag{14}
\end{equation*}
$$

where $V_{o(n)}$ is the output voltage and $V_{F(n)}$ is the diode ( $D_{R(n)}$ ) forward voltage drop of the n-th output.


Figure 8. Simplified Diagram of the Transformer

- Vcc winding design : KA5Q-series drops all the outputs including the Vcc voltage in standby mode in order to minimize the power consumption. Once KA5Q-series enters into standby mode, Vcc voltage is hysteresis controlled between 11 V and 12 V as shown in Figure 9. The sync threshold voltage is also reduced from 2.6 V to 1.3 V in burst mode. Therefore, design the Vcc voltage to be around 24V in normal operation for proper quasi-resonant switching in standby mode as can be observed by

$$
\begin{equation*}
\frac{(11+12) / 2}{24} \cong \frac{1.3}{2.6} \tag{15}
\end{equation*}
$$



Figure 9. Burst operation in standby mode

In general, switched mode power supply employs an error amplifier and an opto-coupler to regulate the output voltage. However, Primary Side Regulation (PSR) can be used for a low cost design if output regulation requirements are not very tight. PSR scheme regulates the output voltage indirectly by controlling the Vcc voltage without an optocoupler. KA5Q-series has an internal error amplifier with a fixed reference voltage of 32.5 V for PSR applications. If PSR is used, set Vcc to 32.5 V .

After determining $V_{c c}$ voltage in normal operation, the number of turns for the Vcc auxiliary winding $\left(N_{a}\right)$ is obtained as

$$
\begin{equation*}
N_{a}=\frac{V_{c C}+V_{F a}}{V_{o 1}+V_{F 1}} \cdot N_{s 1} \quad \text { (turns) } \tag{16}
\end{equation*}
$$

where $V_{F a}$ is the forward voltage drop of $D_{a}$ as defined in Figure 8.

## [STEP-8] Determine the startup resistor

Figure 10 shows the typical startup circuit for KA5Q-series. Because some protections are implemented as latch mode, AC startup is typically used to provide a fast reset. Initially, FPS consumes only startup current (max 200uA) before it begins switching. Therefore, the current supplied through the startup resistor $\left(R_{s t r}\right)$ can charge the capacitors $C_{a 1}$ and $C_{a 2}$ while supplying startup current to FPS. When Vcc reaches a start voltage of $15 \mathrm{~V}\left(\mathrm{~V}_{\text {START }}\right)$, FPS begins switching, and the current consumed by FPS increases. Then, the current required by FPS is supplied from the transformer's auxiliary winding.


Figure. 10 Startup Resistor and Vcc Auxiliary Circuit

- Startup resistor ( $\mathbf{R}_{\mathrm{str}}$ ) : The average of the minimum current supplied through the startup resistor is given by

$$
\begin{equation*}
I_{\text {sup }}{ }^{\text {avg }}=\left(\frac{\sqrt{2} \cdot v_{\text {line }}}{\pi}-\frac{v_{\text {start }}}{2}\right) \cdot \frac{1}{R_{\text {str }}} \tag{17}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\text {min }}$ is the minimum input voltage, $V_{\text {start }}$ is the start voltage ( 15 V ) of FPS and $R_{s t r}$ is the startup resistor. The startup resistor should be chosen so that $I_{\text {sup }}{ }^{a v g}$ is larger than the maximum startup current (200uA). If not, Vcc can not be charged up to the start voltage and FPS will fail to start up.

The maximum startup time is determined as

$$
\begin{equation*}
T_{\text {str }}^{\max }=C_{a} \cdot \frac{V_{\text {start }}}{\left(I_{\text {sup }}^{\text {avg }}-I_{\text {start }}^{\max }\right)} \tag{18}
\end{equation*}
$$

Where $C_{a}$ is the Vcc capacitor and $I_{\text {start }}{ }^{\text {max }}$ is the maximum startup current (200uA) of FPS.

Once the startup resistor $\left(R_{s t r}\right)$ is determined, the maximum approximate power dissipation in $R_{\text {str }}$ is obtained as

$$
\begin{equation*}
P_{\text {str }}=\frac{1}{R_{\text {str }}} \cdot\left(\frac{\left(v_{\text {line }} \max ^{2}+v_{\text {start }}^{2}\right.}{2}-\frac{2 \sqrt{2} \cdot v_{\text {start }} \cdot v_{\text {line }} \max ^{\pi}}{2}\right) \tag{19}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\text {max }}$ is the maximum input voltage, which is specified in STEP-1. The startup resistor should have a proper dissipation rating based on the value of $P_{\text {str }}$.
[STEP-9] Determine the wire diameter for each winding based on the RMS current of each output.
The RMS current of the n-th secondary winding is obtained as

$$
\begin{equation*}
I_{\sec (n)}^{r m s}=I_{d s}^{r m s} \sqrt{\frac{1-D_{\max }}{D_{\max }}} \cdot \frac{V_{R O} \cdot K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{20}
\end{equation*}
$$

where $D_{\text {max }}$ and $I_{d s}{ }^{r m s}$ are specified in equations (6) and (9), $V_{o(n)}$ is the output voltage of the n-th output, $\mathrm{V}_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop, $V_{R O}$ is specified in STEP-3 and $K_{L(n)}$ is the load occupying factor for n-th output defined in equation (2).
The current density is typically $5 \mathrm{~A} / \mathrm{mm}^{2}$ when the wire is long ( $>1 \mathrm{~m}$ ). When the wire is short with a small number of turns, a current density of $6-10 \mathrm{~A} / \mathrm{mm}^{2}$ is also acceptable. Do not use wire with a diameter larger than 1 mm to avoid severe eddy current losses as well as to make winding easier. For high current output, it is recommended using parallel windings with multiple strands of thinner wire to minimize skin effect.

Check if the winding window area of the core, $A_{w}$ (refer to Figure 6) is enough to accommodate the wires. The required winding window area $\left(A_{w r}\right)$ is given by

$$
\begin{equation*}
A_{w r}=A_{c} / K_{F} \tag{21}
\end{equation*}
$$

where $A_{c}$ is the actual conductor area and $K_{F}$ is the fill factor. Typically the fill factor is $0.2 \sim 0.25$ for single output applications and $0.15 \sim 0.2$ for multiple output applications.
If the required window $\left(A_{w r}\right)$ is larger than the actual window area $\left(A_{w}\right)$, go back to the STEP-6 and change the core to a bigger one. Sometimes it is impossible to change the core due to cost or size constraints. In that case, reduce $\mathrm{V}_{R O}$ in STEP-3 or increase $f_{s}{ }^{\text {min }}$, which reduces the primary side inductance $\left(L_{m}\right)$ and the minimum number of turns for the primary $\left(N_{p}{ }^{\text {min }}\right)$ as can be seen in equation (7) and (10).
[STEP-10] Choose the proper rectifier diodes in the secondary side based on the voltage and current ratings.
The maximum reverse voltage and the rms current of the rectifier diode $\left(D_{R(n)}\right)$ of the n-th output are obtained as

$$
\begin{align*}
V_{D(n)} & =V_{o(n)}+\frac{V_{D C}^{\max } \cdot\left(V_{o(n)}+V_{F(n)}\right)}{V_{R O}}  \tag{22}\\
I_{D(n)}^{r m s} & =I_{d s}^{r m s} \sqrt{\frac{1-D_{\max }}{D_{\max }}} \cdot \frac{V_{R O} K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{23}
\end{align*}
$$

where $K_{L(n)}, V_{D C}{ }^{m a x}, D_{\max }$ and $I_{d s}{ }^{r m s}$ are specified in equations (2), (4), (6) and (9), respectively, $V_{R O}$ is specified in STEP-3, $V_{o(n)}$ is the output voltage of the n-th output and $V_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop. The typical
voltage and current margins for the rectifier diode are as follows

$$
\begin{align*}
& V_{R R M}>1.3 \cdot V_{D(n)}  \tag{24}\\
& I_{F}>1.5 \cdot I_{D(n)}^{r m s} \tag{25}
\end{align*}
$$

where $V_{R R M}$ is the maximum reverse voltage and $I_{F}$ is the average forward current of the diode.

A quick selection guide for the Fairchild Semiconductor rectifier diodes is given in Table 3. In this table, $t_{r r}$ is the maximum reverse recovery time.

| Ultra Fast Recovery Diode |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Products | $\mathbf{V}_{\text {RRM }}$ | $\mathbf{I}_{\mathbf{F}}$ | $\mathbf{t}_{\text {rr }}$ | Package |
| EGP10B | 100 V | 1 A | 50 ns | DO-41 |
| UF4002 | 100 V | 1 A | 50 ns | DO-41 |
| EGP20B | 100 V | 2 A | 50 ns | DO-15 |
| EGP30B | 100 V | 3 A | 50 ns | DO-210AD |
| FES16BT | 100 V | 16 A | 35 ns | TO-220AC |
| EGP10C | 150 V | 1 A | 50 ns | DO-41 |
| EGP20C | 150 V | 2 A | 50 ns | DO-15 |
| EGP30C | 150 V | 3 A | 50 ns | DO-210AD |
| FES16CT | 150 V | 16 A | 35 ns | TO-220AC |
| EGP10D | 200 V | 1 A | 50 ns | DO-41 |
| UF4003 | 200 V | 1 A | 50 ns | DO-41 |
| EGP20D | 200 V | 2 A | 50 ns | DO-15 |
| EGP30D | 200 V | 3 A | 50 ns | DO-210AD |
| FES16DT | 200 V | 16 A | 35 ns | TO-220AC |
| EGP10F | 300 V | 1 A | 50 ns | DO-41 |
| EGP20F | 300 V | 2 A | 50 ns | DO-15 |
| EGP30F | 300 V | 3 A | 50 ns | DO-210AD |
| EGP10G | 400 V | 1 A | 50 ns | DO-41 |
| UF4004 | 400 V | 1 A | 50 ns | DO-41 |
| EGP20G | 400 V | 2 A | 50 ns | DO-15 |
| EGP30G | 400 V | 3 A | 50 ns | DO-210AD |
| UF4005 | 600 V | 1 A | 75 ns | DO-41 |
| EGP10J | 600 V | 1 A | 75 ns | DO-41 |
| EGP20J | 600 V | 2 A | 75 ns | DO-15 |
| EGP30J | 600 V | 3 A | 75 ns | DO-210AD |
| UF4006 | 800 V | 1 A | 75 ns | TO-41 |
| UF4007 | 1000 V | 1 A | 75 ns | TO-41 |

Table 3. Fairchild Diode Quick Selection Table

## [STEP-11] Determine the output capacitors considering the voltage and current ripple.

The ripple current of the n-th output capacitor $\left(C_{o(n)}\right)$ is obtained as

$$
\begin{equation*}
I_{\operatorname{cap}(n)}{ }^{r m s}=\sqrt{\left(I_{D(n)}^{r m s}\right)^{2}-I_{o(n)}{ }^{2}} \tag{26}
\end{equation*}
$$

where $I_{o(n)}$ is the load current of the n-th output and $I_{D(n)} r m s$ is specified in equation (23). The ripple current should be smaller than the maximum ripple current specification of the capacitor. The voltage ripple on the n-th output is given by

$$
\begin{equation*}
\Delta V_{o(n)}=\frac{I_{o(n)} D_{\max }}{C_{o(n)} f_{\mathrm{s}}^{\min }}+\frac{I_{d \mathrm{~s}}{ }^{p e a k} V_{R O} R_{C(n)} K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{27}
\end{equation*}
$$

where $C_{o(n)}$ is the capacitance, $R_{C(n)}$ is the effective series resistance (ESR) of the n-th output capacitor, $K_{L(n)}, D_{\max }$ and $I_{d s}{ }^{\text {peak }}$ are specified in equations (2), (6) and (8) respectively, $V_{R O}$ is specified in STEP-3, $I_{o(n)}$ and $V_{o(n)}$ are the load current and output voltage of the n-th output, respectively and $V_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop.
Sometimes it is impossible to meet the ripple specification with a single output capacitor due to the high ESR of the electrolytic capacitor. In those cases, additional L-C filter stages (post filter) can be used to reduce the ripple on the output.

## [STEP-12] Design the synchronization network.

KA5Q-series employs a quasi resonant switching technique to minimize the switching noise as well as switching loss. In this technique, a capacitor $\left(C_{r}\right)$ is added between the MOSFET drain and source as shown in Figure 11. The basic waveforms of a quasi-resonant converter are shown in Figure 12. The external capacitor lowers the rising slope of drain voltage, which reduces the EMI caused by the MOSFET turn-off. To minimize the MOSFET switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value as shown in Figure 12.

The optimum MOSFET turn-on time is indirectly detected by monitoring the Vcc winding voltage as shown in Figure 11 and 12. The output of the sync detect comparator (CO) becomes high when the sync voltage ( $V_{\text {sync }}$ ) exceeds 4.6 V and low when the $V_{\text {sync }}$ reduces below 2.6 V . The MOSFET is turned on at the falling edge of the sync detect comparator output (CO).


Figure. 11 Synchronization Circuit

The peak value of the sync signal is determined by the voltage divider network $R_{S Y 1}$ and $R_{S Y 2}$ as

$$
\begin{equation*}
V_{s y n c}^{p k}=\frac{R_{S Y 2}}{R_{S Y 1}+R_{S Y 2}} \cdot V_{c c} \tag{28}
\end{equation*}
$$

Choose the voltage divider $R_{S Y 1}$ and $R_{S Y 2}$ so that the peak value of sync voltage $\left(V_{\text {sync }}{ }^{p k}\right)$ is lower than the OVP threshold voltage (12V) in order to avoid triggering OVP in normal operation. Typically, $V_{\text {sync }}{ }^{p k}$ is set to $8 \sim 10 \mathrm{~V}$.
To synchronize the $V_{\text {sync }}$ with the MOSFET drain voltage, choose the sync capacitor ( $C_{S Y}$ ) so that $T_{F}$ is same as $T_{Q}$ as shown in Figure 12. $T_{F}$ and $T_{Q}$ are given, respectively, as

$$
\begin{equation*}
T_{F}=\pi \cdot \sqrt{L_{m} \cdot C_{e o}} \tag{29}
\end{equation*}
$$

$$
\begin{equation*}
T_{Q}=R_{S Y 2} \cdot C_{S Y} \cdot \ln \left(\frac{V_{c C}}{2.6} \cdot \frac{R_{S Y 2}}{R_{S Y 1}+R_{S Y 2}}\right) \tag{30}
\end{equation*}
$$

where $L_{m}$ is the primary side inductance of the transformer, $N_{s}$ and $N_{a}$ are the number of turns for the output winding and Vcc winding, respectively and $C_{e o}$ is the effective MOSFET output capacitance ( $C_{o s s}+C_{r}$ ).


Figure. 12 Synchronization Waveforms

## [STEP-13] Design voltage drop circuit for the burst operation.

To minimize the power consumption in the standby mode, KA5Q-series employs burst operation. Once FPS enters into burst mode, all the output voltages as well as effective switching frequencies are reduced as shown in Figure 13. Figure 14 shows the typical output voltage drop circuit for C-TV applications. Under normal operation, the picture on signal is applied and the transistor $Q_{1}$ is turned on, which decouples $R_{3}$ and $D_{1}$ from the feedback network. Therefore, only $V_{o 1}$ is regulated by the feedback circuit in normal operation and is determined as

$$
\begin{equation*}
V_{01}=2.5 \cdot\left(\frac{R_{1}+R_{2}}{R_{2}}\right) \tag{31}
\end{equation*}
$$

In standby mode, the picture on signal is disabled and the transistor $Q_{1}$ is turned off, which couples $R_{3}$ and $D_{1}$ to the reference pin of KA431. If $R_{3}$ is small enough to make the reference pin voltage of KA431 higher than 2.5 V , the current through the opto LED pulls down the feedback voltage ( $V_{F B}$ ) of FPS and forces FPS to stop switching. Once FPS stops switching, $\mathrm{V}_{\mathrm{cc}}$ decreases, and when $V_{c c}$ reaches 11 V , it resumes switching with a predetermined peak drain current until Vcc reaches 12V. When Vcc reaches 12V, the switching operation is terminated again until Vcc reduces to 11 V . In this way, Vcc is hysteresis controlled between 11V and 12V in the burst mode operation.

Assuming that both $V_{o 1}$ and $V_{o 2}$ drop to half of their normal values, the maximum value of $\mathrm{R}_{3}$ for proper burst operation is given by

$$
\begin{equation*}
R_{3}=\frac{\left(V_{02} / 2-0.7-2.5\right) \cdot R_{1} \cdot R_{2}}{2.5 \cdot\left(R_{1}+R_{2}\right)-\left(R_{2} \cdot V_{01} / 2\right)} \tag{32}
\end{equation*}
$$



Figure 13. Burst Operation Waveforms


Figure 14. Typical Feedback Circuit to Drop Output Voltage in Standby Mode

## [STEP-14] Design the feedback control circuit.

Since the KA5Q-series employs current mode control as shown in Figure 15, the feedback loop can be easily implemented with a one-pole and one-zero compensation circuit. The current control factor of FPS, $K$ is defined as

$$
\begin{equation*}
K=\frac{I_{p k}}{V_{F B}}=\frac{I_{L I M}}{V_{F B s a t}} \tag{33}
\end{equation*}
$$

where $I_{p k}$ is the peak drain current and $V_{F B}$ is the feedback voltage for a given operating condition, $I_{L I M}$ is the current limit of the FPS and $V_{\text {FBsat }}$ is the internal feedback saturation voltage, which is typically 2.5 V .

In order to express the small signal AC transfer functions, the small signal variations of feedback voltage ( $v_{F B}$ ) and controlled output voltage ( $v_{o 1}$ ) are introduced as $\hat{v}_{F B}$ and $\hat{v}_{01}$.


Figure 15. Control Block Diagram

For quasi-resonant flyback converters, the control-to-output transfer function using current mode control is given by

$$
\begin{align*}
G_{v C} & =\hat{v}_{o 1} \\
\hat{v}_{F B} & \frac{K \cdot R_{L} V_{D C}\left(N_{p} / N_{s 1}\right)}{2\left(2 V_{R O}+v_{D C}\right)} \cdot \frac{\left(1+s / w_{z}\right)\left(1-s / w_{r z}\right)}{1+s / w_{p}} \tag{34}
\end{align*}
$$

where $V_{D C}$ is the DC input voltage, $R_{L}$ is the effective total load resistance of the controlled output, which is defined as $V_{o 1}{ }^{2} / P_{o}$. Additionally, $N_{p}$ and $N_{s 1}$ are specified in STEP-7, $V_{R O}$ is specified in STEP-3, $V_{o 1}$ is the reference output voltage, $P_{o}$ is specified in STEP-1 and $K$ is specified in equation (33). The pole and zeros of equation (34) are defined as

$$
w_{z}=\frac{1}{R_{c 1} C_{o 1}}, w_{r z}=\frac{R_{L}(1-D)^{2}}{D L_{m}\left(N_{s 1} N_{p}\right)^{2}} \text { and } w_{p}=\frac{(1+D)}{R_{L} C_{o 1}}
$$

where $L_{m}$ is specified in equation (7), $D$ is the duty cycle of the FPS, $C_{01}$ is the output capacitor of $\mathrm{V}_{01}$ and $R_{C 1}$ is the ESR of $C_{o 1}$.

When the converter has more than one output, the low frequency control-to-output transfer function is proportional to the parallel combination of all load resistance, adjusted by the square of the turns ratio. Therefore, the effective load resistance is used in equation (34) instead of the actual load resistance of $V_{o 1}$. Notice that there is a right half plane (RHP) zero ( $w_{r z}$ ) in the control-to-output transfer function of equation (34). Because the RHP zero reduces the phase by 90 degrees, the crossover frequency should be placed below the RHP zero.
The Figure 16 shows the variation of a quasi-resonant flyback converter's control-to-output transfer function for different input voltages. This figure shows the system poles and zeros together with the DC gain change for different input voltages. The gain is highest at the high input voltage condition and the RHP zero is lowest at the low input voltage condition.

Figure 17 shows the variation of a quasi-resonant flyback converter's control-to-output transfer function for different loads. This figure shows that the gain between $f_{p}$ and $f_{z}$ does not change for different loads and the RHP zero is lowest at the full load condition.

The feedback compensation network transfer function of Figure 15 is obtained as

$$
\begin{gather*}
\hat{\hat{v_{F B}}} \hat{\hat{v_{o 1}}}=-\frac{w_{i}}{s} \cdot \frac{1+s / w_{z c}}{1+s / w_{p c}}  \tag{35}\\
\text { where } w_{i}=\frac{R_{B} \cdot C T R}{R_{1} R_{D} C_{F}}, w_{z c}=\frac{1}{R_{F} C_{F}}, w_{p c}=\frac{1}{R_{B} C_{B}}
\end{gather*}
$$

and $R_{B}$ is the internal feedback bias resistor of FPS, which is typically $2.8 \mathrm{k} \Omega, C T R$ is the current transfer ratio of opto coupler and $R_{1}, R_{D}, R_{F}, C_{F}$ and $C_{B}$ are shown in Figure 15.


Figure 16. QR Flyback Converter Control-to Output Transfer Function Variation for Different Input Voltages


Figure 17. QR Flyback Converter Control-to Output Transfer Function Variation for Different Loads

When the input voltage and the load current vary over a wide range, determining the worst case for the feedback loop design is difficult. The gain together with zeros and poles varies according to the operating conditions.
One simple and practical solution to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. The RHP zero is lowest at low input voltage and full load condition. The gain increases only about 6 dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition.

The procedure to design the feedback loop is as follows
(a) Set the crossover frequency $\left(f_{c}\right)$ below $1 / 3$ of RHP zero to minimize the effect of the RHP zero. Set the crossover frequency below half of the minimum switching frequency $\left(f_{s}{ }^{m i n}\right)$.
(b) Determine the DC gain of the compensator $\left(w_{i} / w_{z c}\right)$ to cancel the control-to-output gain at $f_{c}$.
(c) Place a compensator zero $\left(f_{z c}\right)$ around $f_{c} / 3$.
(d) Place a compensator pole $\left(f_{p c}\right)$ around $3 f_{c}$.


Figure 18. Compensator Design

When determining the feedback circuit component, there are some restrictions as described below:
(a) Design the voltage divider network of $R_{1}$ and $R_{2}$ to provide 2.5 V to the reference pin of the KA431. The relationship between $R_{1}$ and $R_{2}$ is given as

$$
\begin{equation*}
R_{2}=\frac{2.5 \cdot R_{1}}{V_{01}-2.5} \tag{36}
\end{equation*}
$$

where $V_{o 1}$ is the reference output voltage.
(b) The capacitor connected to feedback pin $\left(C_{B}\right)$ is related to the shutdown delay time in an overload condition by

$$
\begin{equation*}
T_{\text {delay }}=\left(V_{S D}-2.5\right) \cdot C_{B} / d_{\text {delay }} \tag{37}
\end{equation*}
$$

where $V_{S D}$ is the shutdown feedback voltage and $I_{\text {delay }}$ is the shutdown delay current. Typical values for $\mathrm{V}_{\mathrm{SD}}$ and $\mathrm{I}_{\text {delay }}$ are 7.5 V and 5 uA , respectively. In general, a delay of $20 \sim$ 50 ms is typical for most applications. Because $C_{B}$ also determines the high frequency pole ( $w_{p c}$ ) of the compensator transfer function as shown in equation (35), too large a $C_{B}$ can limit the control bandwidth by placing $w_{p c}$ at too low a frequency. Typical value for $C_{B}$ is $10-50 \mathrm{nF}$. Application circuit to extend the shutdown time without limiting the control bandwidth is shown in Figure 19. By setting the zener breakdown voltage ( Vz ) slightly higher than 2.7 V , the additional delay capacitor ( Cz ) is de-coupled from the feedback circuit in normal operation. When the feedback voltage exceeds the zener breakdown voltage ( Vz ), Cz and $\mathrm{C}_{\mathrm{B}}$ determine the shutdown time.


Figure 19. Delayed Shutdown
(c) The resistors $R_{\text {bias }}$ and $R_{D}$ used together with the optocoupler H11A817A and the shunt regulator KA431 should be designed to provide proper operating current for the KA431 and to guarantee the full swing of the feedback voltage for the FPS device chosen. In general, the minimum values of cathode voltage and current for the KA431 are 2.5 V and 1 mA , respectively. Therefore, $R_{\text {bias }}$ and $R_{D}$ should be designed to satisfy the following conditions:

$$
\begin{align*}
& \frac{V_{\text {bias }}-V_{O P}-2.5}{R_{D}}>I_{F B}  \tag{38}\\
& \frac{V_{O P}}{R_{\text {bias }}}>1 \mathrm{~mA} \tag{39}
\end{align*}
$$

where $V_{\text {bias }}$ is the KA431 bias voltage as shown in Figure 16 and $V_{O P}$ is opto-diode forward voltage drop, which is typically $1 \mathrm{~V} . I_{F B}$ is the feedback current of FPS, which is typically 1mA.

## Design Example I (KA5Q0765RT)

| Application | Device | Input Voltage | Output Power | Output Voltage <br> (Rated Current) |
| :---: | :---: | :---: | :---: | :---: |
| Color TV | KA5Q0765RT | $85-265 \mathrm{Vac}$ | 82 W | $125 \mathrm{~V}(0.4 \mathrm{~A})$ |
|  |  | $(60 \mathrm{~Hz})$ |  | $20 \mathrm{~V}(0.5 \mathrm{~A})$ |
|  |  |  |  | $16 \mathrm{~V}(1.0 \mathrm{~A})$ |
|  |  |  |  | $12 \mathrm{~V}(0.5 \mathrm{~A})$ |

## Schematic



## Transformer Specifications



## Transformer Schematic Diagram

## Winding Specifications

| No | Pin (s $\rightarrow \mathbf{f})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p} 1}$ | $1-3$ | $0.6^{\phi} \times 1$ | 35 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $16-15$ | $0.6^{\phi} \times 1$ | 28 | Center Winding |
| $\mathrm{N}_{16 \mathrm{~V}}$ | $18-17$ | $0.4^{\phi} \times 2$ | 8 | Center Winding |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $12-13$ | $0.5^{\phi} \times 1$ | 6 | Center Winding |
| $\mathrm{N}_{\mathrm{p} 2}$ | $3-4$ | $0.6^{\phi} \times 1$ | 35 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $15-14$ | $0.5^{\phi} \times 1$ | 28 | Center Winding |
| $\mathrm{N}_{20 \mathrm{~V}}$ | $11-10$ | $0.5^{\phi} \times 1$ | 10 | Center Winding |
| $\mathrm{N}_{\mathrm{a}}$ | $7-6$ | $0.3^{\phi} \times 1$ | 11 | Center Winding |

## Electrical Characteristics

|  | Pin | Specification | Remarks |
| :--- | :---: | :---: | :---: |
| Inductance | $1-4$ | $565 \mathrm{uH} \pm 5 \%$ | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage Inductance | $1-4$ | 10 uH Max | $2^{\text {nd }}$ all short |

## Core \& Bobbin

Core : EER 3540
Bobbin : EER3540
Ae : $109 \mathrm{~mm}^{2}$

## Design Example II (KA5Q1265RF)

| Application | Device | Input Voltage | Output Power | Output Voltage <br> (Rated Current) |
| :---: | :---: | :---: | :---: | :---: |
| Color TV | KA5Q1265RF | $85-265 \mathrm{Vac}$ | 154 W | $125 \mathrm{~V}(0.8 \mathrm{~A})$ |
|  |  | $(60 \mathrm{~Hz})$ |  | $20 \mathrm{~V}(0.5 \mathrm{~A})$ |
|  |  |  |  | $16 \mathrm{~V}(2.0 \mathrm{~A})$ |
|  |  |  |  | $12 \mathrm{~V}(1.0 \mathrm{~A})$ |

## Schematic



## Transformer Specifications



Transformer Schematic Diagram

## Winding Specifications

| No | Pin (s $\rightarrow \mathbf{f})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p} 1}$ | $1-3$ | $0.5^{\phi} \times 2$ | 22 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $16-15$ | $0.5^{\phi} \times 2$ | 18 | Center Winding |
| $\mathrm{N}_{16 \mathrm{~V}}$ | $18-17$ | $0.5^{\phi} \times 2$ | 5 | Center Winding |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $12-13$ | $0.4^{\phi} \times 2$ | 4 | Center Winding |
| $\mathrm{N}_{\mathrm{p} 2}$ | $3-4$ | $0.5^{\phi} \times 2$ | 22 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $15-14$ | $0.5^{\phi} \times 2$ | 18 | Center Winding |
| $\mathrm{N}_{20 \mathrm{~V}}$ | $11-10$ | $0.5^{\phi} \times 1$ | 6 | Center Winding |
| $\mathrm{N}_{\mathrm{a}}$ | $7-6$ | $0.3^{\phi} \times 1$ | 7 | Center Winding |

## Electrical Characteristics

|  | Pin | Specification | Remarks |
| :--- | :---: | :---: | :---: |
| Inductance | $1-4$ | $385 \mathrm{uH} \pm 5 \%$ | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage Inductance | $1-4$ | 10 uH Max | $2^{\text {nd }}$ all short |

## Core \& Bobbin

Core : EER 4242
Bobbin : EER4242
Ae : $234 \mathrm{~mm}^{2}$

## Design Example III (KA5Q1565RF)

| Application | Device | Input Voltage | Output Power | Output Voltage <br> (Rated Current) |
| :---: | :---: | :---: | :---: | :---: |
| Color TV | KA5Q1565RF | $85-265 \mathrm{Vac}$ | 217 W | $125 \mathrm{~V}(1.0 \mathrm{~A})$ |
|  |  | $(60 \mathrm{~Hz})$ |  | $20 \mathrm{~V}(1.0 \mathrm{~A})$ |
|  |  |  |  | $16 \mathrm{~V}(3.0 \mathrm{~A})$ |
|  |  |  |  | $12 \mathrm{~V}(2.0 \mathrm{~A})$ |

## Schematic



## Transformer Specifications



Transformer Schematic Diagram

Winding Specifications

| No | Pin (s $\rightarrow \mathbf{f})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p} 1}$ | $1-3$ | $0.6^{\phi} \times 2$ | 21 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $16-15$ | $0.6^{\phi} \times 2$ | 17 | Center Winding |
| $\mathrm{N}_{16 \mathrm{~V}}$ | $18-17$ | $0.6^{\phi} \times 3$ | 5 | Center Winding |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $12-13$ | $0.6^{\phi} \times 2$ | 4 | Center Winding |
| $\mathrm{N}_{\mathrm{p} 2}$ | $3-4$ | $0.6^{\phi} \times 2$ | 21 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $15-14$ | $0.6^{\phi} \times 2$ | 17 | Center Winding |
| $\mathrm{N}_{20 \mathrm{~V}}$ | $11-10$ | $0.5^{\phi} \times 1$ | 6 | Center Winding |
| $\mathrm{N}_{\mathrm{a}}$ | $7-6$ | $0.3^{\phi} \times 1$ | 7 | Center Winding |

## Electrical Characteristics

|  | Pin | Specification | Remarks |
| :--- | :---: | :---: | :---: |
| Inductance | $1-4$ | $325 \mathrm{uH} \pm 5 \%$ | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage Inductance | $1-4$ | 10 uH Max | $2^{\text {nd }}$ all short |

## Core \& Bobbin

Core : EER 5345
Bobbin : EER5345
Ae : $318 \mathrm{~mm}^{2}$

## Hangseok Choi, Ph.D

Power Conversion Team / Fairchild Semiconductor
Phone : +82-32-680-1383 Facsimile : +82-32-680-1317
E-mail :hangseok.choi@fairchildsemi.com

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPROATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

