Jump to content

ПЛИС

Программируемые логические интегральные схемы (ПЛИС или PLD) - проектирование, программирование, работа. Обсуждение языков Verilog, VHDL.

202 topics in this forum

    • 7 replies
    • 6291 views

    • 1 reply
    • 1236 views
  1. Active-Hdl

    • 1 reply
    • 911 views
    • 3 replies
    • 953 views
    • 18 replies
    • 1720 views
    • 9 replies
    • 1318 views
    • 3 replies
    • 1183 views
    • 1 reply
    • 2104 views
    • 4 replies
    • 1293 views
    • 10 replies
    • 5083 views
    • 15 replies
    • 2859 views
    • 10 replies
    • 3735 views
    • 6 replies
    • 2365 views
  2. Толерантность Входов Cyclone Iv

    • 8 replies
    • 2157 views
    • 1 reply
    • 1460 views
    • 11 replies
    • 1323 views
    • 1 reply
    • 2277 views
    • 6 replies
    • 3752 views
    • 7 replies
    • 2672 views
    • 5 replies
    • 2461 views
    • 19 replies
    • 6129 views
    • 8 replies
    • 2234 views
  3. Reg In Verilog

    • 2 replies
    • 2263 views
  4. Verilog Spi-Master

    • 11 replies
    • 5686 views
    • 3 replies
    • 2187 views
  • Recently Browsing

    No registered users viewing this page.

  • Покупай!

×
×
  • Create New...