Jump to content

ПЛИС

Программируемые логические интегральные схемы (ПЛИС или PLD) - проектирование, программирование, работа. Обсуждение языков Verilog, VHDL.

205 topics in this forum

    • 2 replies
    • 1966 views

    • 7 replies
    • 1942 views
    • 6 replies
    • 6672 views
    • 7 replies
    • 1901 views
    • 10 replies
    • 1894 views
    • 5 replies
    • 2203 views
  1. Т-Триггер

    • 8 replies
    • 3114 views
    • 9 replies
    • 1614 views
  2. Vhdl Mux 4 В 1, 8 Bit

    • 13 replies
    • 5683 views
    • 10 replies
    • 2573 views
    • 7 replies
    • 2032 views
    • 9 replies
    • 2272 views
  3. Altera Spice & Proteus Isis

    • 4 replies
    • 9357 views
    • 0 replies
    • 1814 views
    • 10 replies
    • 8752 views
  4. Часы На Плис

    • 2 replies
    • 4296 views
    • 3 replies
    • 3631 views
    • 2 replies
    • 1362 views
  5. Syntax Error Verilog

    • 3 replies
    • 2704 views
    • 0 replies
    • 1306 views
  6. Тест Для Fifo

    • 3 replies
    • 2688 views
  7. Vhdl

    • 5 replies
    • 2038 views
  8. Active-Hdl И Virtex - 4

    • 0 replies
    • 1174 views
    • 22 replies
    • 5707 views
    • 9 replies
    • 4296 views
  • Recently Browsing

    No registered users viewing this page.

×
×
  • Create New...